ENHANCING PRIVILEGE ARCHITECTURE SUPPORT IN RISC-V ISAC (RISCOF)

Muhammad Hammad Bashir^{1,3}, Umer Shahid^{1,3}, Allen Baum², Pawan Kumar Sanjaya⁴

¹10xEngineers ²Esperanto Technologies ³Department of Electrical Engineering, U.E.T Lahore ⁴Department of Computer Science, University of Toronto

ABSTRACT

RISCOF, a Python-based framework, ensures RISC-V processor implementations comply with instruction set simulators like Spike and Sail. It supports both manual and automated test suite generation via RISC-V CTG, with coverage analysis performed through RISC-V ISAC. However, the coverage analysis of privilege architectural tests has been limited due to incomplete support in RISC-V ISAC. To address this, we have introduced new features in RISC-V ISAC specifically for privileged architecture, along with a more efficient method for writing coverpoints. These enhancements aim to improve compliance testing comprehensively.

ENHANCED FEATURES

The necessary track variables and functions for the Privileged Architecture were added in the RISC-V ISAC. The features like the macros support and other useful features for the Virtual Memory Support including SV32, SV39, SV48 and SV59 are mentioned below:

Feature	Coverpoint Format	Support
mode flag	mode == 'M'	New
get_addr()	get_addr('label_name')	New
mem_val()	mem_val(address in hex/dec, number_of_bytes_to_fetch)	New
mode_change	mode_change == "S to M"	New
rd_val	rd_val == "value in hex/dec"	New
PTE Property Check	get_pte_prop(prop_name, pte_addr, pgtb_addr)	New
Virtual and Physical Address Variables	iepa, ieva, depa, deva	New
Page Table Walk Variables	iptw0a iptw4a, iptw0cont iptw4cont	New

OVERVIEW OF RISCOF AND RISC-V ISAC

- **RISCOF** The RISC-V Compatibility Framework is a Python-based tool for testing RISC-V targets (hardware and software) against a standard RISC-V reference model using architectural assembly tests.
- **RISC-V ISAC**, part of the RISCOF Framework, is an open-source tool that verifies the thoroughness and quality of these test suites. It defines and checks ISA-level coverpoints, generating comprehensive coverage and data propagation reports for accurate testing.



TRANSLATOR SUPPORT IN RISC-V ISAC

• Translator support introduces a more concise format to define coverpoints, utilizing a variety of rules and operations, including ranges, macros, placeholders, loops, enumeration with operations, and advanced range based

enumeration to reduce redundancy in pmp user-defined coverpoints.

• The first coverpoint under the label *csr_comb* label will be evaluated to total of 8 coverpoints since the maxium range is 8. The \${*custom_macro*} can be

Plugin

cv in	pmp_cover:	1
5	config:	2
	- check ISA:=regex(.*I.*Zicsr.*)	3
1 1 1	mnemonics:	4
label	"{lw,sw,\${custom_cov},csrrw}": 0	5
total	csr_comb:	6
total	# Braces and placeholder features	7
xium	$(pmpcfg{\{0 7\}>>2\} \& 0x80 == 0x80) and (old($	8
	"pmpaddr\$1")) ^ (pmpaddr\$2) == 0x00:0	!
an be	# List and more braces features	9
	# Example for understanding purposes	10



Plugin

• RISC-V ISAC Flow without the translator Support

analyser

CGF

Normalizer

(pmpcfg{0 ... 3} & 0x80 == 0x80) and pmpcfg{4 11 ... 7}[\$1] ^ (pmpaddr\$2) == 0x00:0

• Coverpoint format example for the Translator

 \$<number> refers to the placeholder that points to the previous value being used in the {}/curly braces. {}[] is a feature used for a list whose index will be a number written in [] and will be pointing to some previous brace.

REFERENCES

1. Pawan Kumar S et al. "Automating Generation and Maintenance of a High-Quality Architectural Test Suite for RISC-V". In: *Proceedings of the Sixth Workshop on Computer Architecture Research with RISC-V, Colocated with ISCA (2022)*.

(url:*https:// carrv.github.io/2022/papers/CARRV2022_paper_2_Kumar.pdf*)
2. RISC-V. Sail RISC-V model. (*https://github.com/riscv/sail-riscv*). 2024

3. RISC-V International. Spike, a RISC-V ISA Simulator.

(https://github.com/riscv/riscv-isa-sim). 2024

4. RISC-V International. RISC-V Architectural Tests.

(https://github.com/riscv/riscv-arch-test). 2024

5. RISC-V Software Source. RISC-V CTG, Compliance Test Generator.

(https://github.com/riscv- software- src/riscv-ctg). 2024.

6. RISC-V Software Source. RISC-V ISAC, a coverage analyser.

(https://github.com/riscv- software- src/riscv-isac). 2024



Coverage Report

Normalized

CGF

RESULTS

- The updated features for the privileged architecture were utilized to write coverpoints for both Physical Memory Protection and Virtual Memory
- By using the Translator, we achieved up to 2x reduction in the size of coverpoints for Physical Memory Protection.









